2021-05-12 22:03:00 +00:00
|
|
|
#include "idt.h"
|
2021-12-20 20:53:57 +00:00
|
|
|
#include "../pit.h"
|
2021-07-21 20:31:57 +00:00
|
|
|
//#include "scancodes/set1.h"
|
2021-05-13 00:43:15 +00:00
|
|
|
|
2021-05-12 22:03:00 +00:00
|
|
|
IDT_entry idt_table[256];
|
|
|
|
IDT_ptr idt_ptr;
|
|
|
|
|
|
|
|
void set_id_entry (uint8_t num , uint32_t base, uint16_t sel, uint8_t flags){
|
|
|
|
idt_table[num].offset_1 = base & 0xFFFF;
|
|
|
|
idt_table[num].selector = sel;
|
|
|
|
idt_table[num].zero = 0;
|
|
|
|
idt_table[num].type_attr = flags;
|
|
|
|
idt_table[num].offset_2 = (base >> 16) & 0xFFFF;
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
2021-05-16 14:53:14 +00:00
|
|
|
void irs_handler (registers regs) {
|
2021-05-12 22:48:06 +00:00
|
|
|
kterm_writestring("received interrupt!\n");
|
2021-05-16 14:53:14 +00:00
|
|
|
|
2021-05-28 21:20:13 +00:00
|
|
|
printf("(IRS) Interrupt number: %d \n", regs.int_no);
|
2021-05-13 00:43:15 +00:00
|
|
|
|
|
|
|
if( regs.int_no == 13){
|
|
|
|
printf(" Error code: %d \n", regs.err_code);
|
|
|
|
|
|
|
|
}
|
2021-07-22 21:14:58 +00:00
|
|
|
|
2021-12-20 20:53:57 +00:00
|
|
|
|
|
|
|
|
2021-07-22 21:14:58 +00:00
|
|
|
|
|
|
|
|
2021-05-13 00:43:15 +00:00
|
|
|
|
2021-05-12 22:03:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2021-05-16 14:53:14 +00:00
|
|
|
|
2021-05-28 21:20:13 +00:00
|
|
|
void irq_handler (registers regs) {
|
2021-12-20 20:53:57 +00:00
|
|
|
|
|
|
|
switch (regs.int_no)
|
|
|
|
{
|
|
|
|
case 0:
|
|
|
|
pit_tick++;
|
|
|
|
break;
|
|
|
|
case 1:
|
2021-05-28 21:20:13 +00:00
|
|
|
// Keyboard interrupt !!
|
|
|
|
|
|
|
|
int scan;
|
2021-11-02 20:03:11 +00:00
|
|
|
/*register*/int i;
|
2021-05-28 21:20:13 +00:00
|
|
|
|
|
|
|
// Read scancode
|
|
|
|
scan = inb(0x60);
|
|
|
|
|
|
|
|
// Send ack message!
|
|
|
|
i = inb(0x61);
|
|
|
|
outb(0x61, i|0x80);
|
|
|
|
outb(0x61, i);
|
|
|
|
printf( "Scancode: %x\n", scan);
|
2021-12-20 20:53:57 +00:00
|
|
|
break;
|
2021-05-28 21:20:13 +00:00
|
|
|
|
2021-12-20 20:53:57 +00:00
|
|
|
default:
|
|
|
|
printf("Received INT: 0x%x\n", regs.int_no);
|
|
|
|
break;
|
|
|
|
}
|
2021-05-28 21:20:13 +00:00
|
|
|
|
|
|
|
outb(0x20, 0x20); // send end of interrupt to master
|
|
|
|
|
|
|
|
if ( regs.int_no > 8 && regs.int_no <= 15) {
|
|
|
|
outb(0xA0, 0x20); // send end of interrupt to slave
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if( regs.int_no == 13){
|
|
|
|
printf(" Error code: %d \n", regs.err_code);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2021-05-12 22:03:00 +00:00
|
|
|
void init_idt(){
|
|
|
|
// Initialise the IDT pointer
|
|
|
|
idt_ptr.length = sizeof(IDT_entry) * 255;
|
|
|
|
idt_ptr.base = (uint32_t)&idt_table;
|
|
|
|
|
2021-12-20 20:53:57 +00:00
|
|
|
printf("Init IDT\n");
|
|
|
|
|
2021-05-12 22:03:00 +00:00
|
|
|
// TODO: Set everything to zero first
|
|
|
|
|
2021-05-28 21:20:13 +00:00
|
|
|
set_id_entry(0, (uint32_t) irs0 , 0x08, 0x8F);
|
2021-05-16 14:53:14 +00:00
|
|
|
set_id_entry(1, (uint32_t) irs1 , 0x08, 0x8E);
|
|
|
|
set_id_entry(2, (uint32_t) irs2 , 0x08, 0x8E);
|
|
|
|
set_id_entry(3, (uint32_t) irs3 , 0x08, 0x8E);
|
|
|
|
set_id_entry(4, (uint32_t) irs4 , 0x08, 0x8E);
|
|
|
|
set_id_entry(5, (uint32_t) irs5 , 0x08, 0x8E);
|
|
|
|
set_id_entry(6, (uint32_t) irs6 , 0x08, 0x8E);
|
|
|
|
set_id_entry(7, (uint32_t) irs7 , 0x08, 0x8E);
|
|
|
|
set_id_entry(8, (uint32_t) irs8 , 0x08, 0x8E);
|
|
|
|
set_id_entry(9, (uint32_t) irs9 , 0x08, 0x8E);
|
|
|
|
set_id_entry(10, (uint32_t) irs10 , 0x08, 0x8E);
|
|
|
|
set_id_entry(11, (uint32_t) irs11 , 0x08, 0x8E);
|
|
|
|
set_id_entry(12, (uint32_t) irs12 , 0x08, 0x8E);
|
|
|
|
set_id_entry(13, (uint32_t) irs13 , 0x08, 0x8E);
|
|
|
|
set_id_entry(14, (uint32_t) irs14 , 0x08, 0x8E);
|
|
|
|
set_id_entry(15, (uint32_t) irs15 , 0x08, 0x8E);
|
|
|
|
set_id_entry(16, (uint32_t) irs16 , 0x08, 0x8E);
|
|
|
|
set_id_entry(17, (uint32_t) irs17 , 0x08, 0x8E);
|
|
|
|
set_id_entry(18, (uint32_t) irs18 , 0x08, 0x8E);
|
|
|
|
set_id_entry(19, (uint32_t) irs19 , 0x08, 0x8E);
|
|
|
|
set_id_entry(20, (uint32_t) irs20 , 0x08, 0x8E);
|
|
|
|
set_id_entry(21, (uint32_t) irs21 , 0x08, 0x8E);
|
|
|
|
set_id_entry(22, (uint32_t) irs22 , 0x08, 0x8E);
|
|
|
|
set_id_entry(23, (uint32_t) irs23 , 0x08, 0x8E);
|
|
|
|
set_id_entry(24, (uint32_t) irs24 , 0x08, 0x8E);
|
|
|
|
set_id_entry(25, (uint32_t) irs25 , 0x08, 0x8E);
|
|
|
|
set_id_entry(26, (uint32_t) irs26 , 0x08, 0x8E);
|
|
|
|
set_id_entry(27, (uint32_t) irs27 , 0x08, 0x8E);
|
|
|
|
set_id_entry(28, (uint32_t) irs28 , 0x08, 0x8E);
|
|
|
|
set_id_entry(29, (uint32_t) irs29 , 0x08, 0x8E);
|
|
|
|
set_id_entry(30, (uint32_t) irs30 , 0x08, 0x8E);
|
|
|
|
set_id_entry(31, (uint32_t) irs31 , 0x08, 0x8E);
|
|
|
|
|
|
|
|
|
|
|
|
//print_serial("Remapping PIC\n");
|
|
|
|
PIC_remap(0x20, 0x28);
|
|
|
|
|
|
|
|
|
2021-05-12 22:48:06 +00:00
|
|
|
// pic IRQ Table
|
2021-05-16 14:53:14 +00:00
|
|
|
set_id_entry(32, (uint32_t)irq0, 0x08, 0x8E);
|
|
|
|
set_id_entry(33, (uint32_t)irq1, 0x08, 0x8E);
|
|
|
|
set_id_entry(34, (uint32_t)irq2, 0x08, 0x8E);
|
|
|
|
set_id_entry(35, (uint32_t)irq3, 0x08, 0x8E);
|
|
|
|
set_id_entry(36, (uint32_t)irq4, 0x08, 0x8E);
|
|
|
|
set_id_entry(37, (uint32_t)irq5, 0x08, 0x8E);
|
|
|
|
set_id_entry(38, (uint32_t)irq6, 0x08, 0x8E);
|
|
|
|
set_id_entry(39, (uint32_t)irq7, 0x08, 0x8E);
|
|
|
|
set_id_entry(40, (uint32_t)irq8, 0x08, 0x8E);
|
|
|
|
set_id_entry(41, (uint32_t)irq9, 0x08, 0x8E);
|
|
|
|
set_id_entry(42, (uint32_t)irq10, 0x08, 0x8E);
|
|
|
|
set_id_entry(43, (uint32_t)irq11, 0x08, 0x8E);
|
|
|
|
set_id_entry(44, (uint32_t)irq12, 0x08, 0x8E);
|
|
|
|
set_id_entry(45, (uint32_t)irq13, 0x08, 0x8E);
|
|
|
|
set_id_entry(46, (uint32_t)irq14, 0x08, 0x8E);
|
|
|
|
set_id_entry(47, (uint32_t)irq15, 0x08, 0x8E);
|
2021-05-12 22:48:06 +00:00
|
|
|
|
2021-05-12 22:03:00 +00:00
|
|
|
|
|
|
|
idt_flush((uint32_t)&idt_ptr);
|
|
|
|
}
|